Go to file
2024-05-14 09:43:38 -05:00
.cargo Commented out riscv32 target 2024-05-14 09:43:38 -05:00
.vscode Initial commit 2024-05-13 17:31:37 -05:00
src Add rx ability to uart 2024-05-13 22:59:41 -05:00
.gitignore Initial commit 2024-05-13 17:31:37 -05:00
build.rs Clarify comment in build script 2024-05-14 00:05:58 -05:00
Cargo.lock Rename project and change target to riscv64imac 2024-05-14 09:41:57 -05:00
Cargo.toml Rename project and change target to riscv64imac 2024-05-14 09:41:57 -05:00
README.md Add disclaimer 2024-05-13 22:14:16 -05:00

created modified
2024-05-13T14:28:49-05:00 2024-05-13T14:28:52-05:00

Reading list

Beginner tutorial

  • Meyer Zinn's RISC-V kernel guide (right now, code is just copied from this - will diverge later)

Other reading

RISC-V Spec

Videos