gil/kernel
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

Fixed kernel hanging by disabling timer interrupts

Browse source
This commit is contained in:
gil 2024-05-17 10:40:55 -05:00
parent eab775e875
commit 7f183c7712
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/main.rs
View file

@ -48,11 +48,11 @@ unsafe extern "C" fn _enter() -> ! {
"csrw mtvec, t1", "csrw mtvec, t1",
// Set MSIE, MTIE, and MEIE on machine interrupt enable CSR: // Set MSIE, MTIE, and MEIE on machine interrupt enable CSR:
// MSIE to enable machine-/M-mode software interrupts // (1 << 3) = MSIE to enable machine-/M-mode software interrupts
// MTIE to enable M-mode timer interrupts // | (1 << 7) = MTIE to enable M-mode timer interrupts (disabled for now)
// MEIE to enable M-mode external interrupts // | (1 << 11) = MEIE to enable M-mode external interrupts
//"li t2, (1 << 3) | (1 << 7) | (1 << 11)", "li t2, (1 << 3) | (1 << 11)",
//"csrw mie, t2", -> This is causing problems - after setting this register the kernel hangs "csrw mie, t2",
// clear the BSS // clear the BSS
"la t0, _bss_start", "la t0, _bss_start",